Abstract-A MOSFET structure with a nonoverlapped source/drain (S/D) to gate region was proposed to overcome the challenges in sub-50-nm CMOS devices. Key device characteristics were investigated by extensive simulation study. Fringing gate electric field through the spacer induces an inversion layer in the nonoverlap region to act as an extended S/D region. An oxide spacer is used to reduce parasitic gate overlap capacitance. A reasonable amount of inversion electrons was induced under the spacers. Internal physics, speed characteristics, short channel effects, and RF characteristics were studied with the nonoverlap distance at a fixed metallurgical channel length of 40 nm. The proposed structure had good drain-induced barrier lowering and rolloff characteristics and showed reasonable intrinsic gate delay and cutoff frequency compared to those of an overlapped structure.
I. INTRODUCTION

S
HORT channel effect (SCE) has been a major limitation in the scaling down of MOSFETs in the sub-50-nm regime [1] . Ultra shallow source/drain (S/D) extension junction depth is inevitable to suppress so-called SCE while keeping low S/D parasitic resistance to guarantee current drivability. It has been reported that the current drivability of a sub-50-nm MOSFET with nonoverlapped S/D to gate is reasonable for nonoverlap lengths ( ) from 0 (just meeting the gate edge) to 10 nm [2] . MOSFETs with a nonoverlapped S/D to gate structure showed good subthreshold slope and drain-induced barrier lowering (DIBL) compared to those of overlapped structures. By controlling the nonoverlap distance, the structure showed reasonable speed and on-current characteristics.
With scaling of the MOSFETs, the RF characteristics are expected to be improved. Recently, wireless telecommunication technology has rapidly been implemented throughout the world. Applications range from submicrometer to millimeter-wave length [3] , [4] . ITRS'2001 predicted mixed-signal products with 0.9-100-GHz applications with a supply voltage of 1.5 V for the year 2014 [5] .
In this paper, we analyzed the dc and ac characteristics of a sub-50-nm MOSFET with a dual-spacer nonoverlap structure Manuscript received June 7, 2002 [6]. Extensive simulation was performed using process and device simulators [7] . Advanced physical models were used in the device simulation and a physics-based small-signal equivalent circuit of the microwave MOSFET was used in the parameter extraction [8] .
II. DEVICE DESIGN Fig. 1 shows a schematic cross section of the MOSFET with dual dielectric spacers on the nonoverlapped S/D to gate region. The dual spacers consist of oxide and a high . The fringing gate electric field through the high-spacer induces an inversion layer in the nonoverlapped region to act as an extended S/D region. Heavily doped S/D regions overlap with the oxide spacer only so that the gate to S/D capacitance can be reduced. The MOSFET has n poly-Si gate with a metallurgical channel length of 40 nm, 1-nm gate oxide, and 0.5-nm buffer oxide under the high-spacers.
is the metallurgical channel length between the source and drain edges and is the physical gate length. Here, represents the nonoverlap length between the S/D and gate, which is the same as the width of the highspacer. The electron concentration under the spacer strongly depends on the intensity of the fringing field and the nonoverlap distance ( ) [6] . The buffer oxide is used to relieve possible problems from stress between the spacer and the substrate and process. Without the buffer oxide under the spacer, the vertical -field of the region is greatly enhanced [9] . An indium halo implantation is applied to reduce punchthrough current near the S/D junction corner. threshold voltage rolloff. This figure shows that the doping concentration under the gate region is as high as 5 10 cm and the concentration is highest near the junction depth to suppress the punchthrough. We can control the channel doping concentration to suppress rolloff within different spacer lengths. Previous work shows can be affected by [6] . Threshold voltage is determined from the doping level under the highspacer rather than channel doping, and to reduce the difference of overlap and nonoverlap structures, higher channel doping concentration is needed.
In this study, an NMOSFET with of 40 nm was designed to have a of 0.34 V. We determined using linear extrapolation of the linear portion of theat low drain voltages. is mainly determined by the condition under the nonoverlap region. Fig. 3(a) and (b) shows the ratios of threshold voltage and on current to off current versus . The difference ( nm ) was normalized to that of the highspacer length of 5 nm with a dielectric constant of eight (nitride). We consider the triangle as the optimum process conditions since a normalized changes smoothly and the ratio of the on/off current is reasonable within various nonoverlap lengths. In Fig. 3(a) , results of a 5.5 10 cm indium halo dose show less variation than that of 5 10 cm in the view of the variation. However, in Fig. 3 (b), with an on/off current ratio at V, as the implantation dose increases, the ratio degraded in the nonoverlap structure. From Fig. 3 , the optimum process conditions of the halo implantation are a dose of cm and an energy of 60 keV. S/D implantation was done after defining the spacer region, which was formed after the halo implantation. To dope the S/D, arsenic ions are implanted with a dose of 4 10 cm and an energy of 6 keV. The dopants were activated by performing rapid thermal annealing (RTA) at 1000 C for 6 s. ). Here, represents the case when the S/D is overlapped with the high-spacer. The variation is less than 22 mV for the misalignment distance of 3 nm, which indicates that our structure is immune to process variations. Fig. 5 shows the drive current and gate capacitance at V and intrinsic gate delay versus the dielectric constant of the high-spacer with a structure of nm, nm, and nm. The high-spacer induces an inversion layer in the nonoverlap region to act as an extended region and the oxide spacer reduces parasitic gate overlap capacitance. As the dielectric constant of the high-spacer increases, the current is saturated at a higher rate than the capacitance and the gate delay increases due to the increment of fringing gate capacitance. The minimum gate delay is determined from the drive current and the gate capacitance ratio. When the increment of the on current is smaller than that of the gate capacitance, the minimum gate delay is achieved. With nm, the intrinsic gate delay time has minimum delay at the dielectric constant of the high-spacer of eight. Fig. 6 shows the forward current gain ( ) degraded linearly with the logarithm of the frequency to obtain the cutoff frequency ( ). The cutoff frequency is extracted at the point where becomes unity. An of 340 GHz is obtained at of a 40-nm MOS with a 5-nm nonoverlap distance. Also, the was calculated using the extracted small-signal parameters in Table III and the following: (1)
III. DEVICE CHARACTERISTICS
A. Impact of of the High-Spacer
The calculated was 302 GHz, which is similar to the value extracted from
. These results show that our simulation and the equivalent circuit are reasonable. A detailed description of the small-signal equivalent circuit will be given in Section III-C.
As the metallurgical channel length scales down, ballistictransport current may become important. The ballistic-transport current is limited by the thermal directional or injection carrier velocity at the source. To consider velocity overshoot and carrier diffusion due to electronic temperature gradients, we used advanced energy balance models of ATLAS, which combines the advantages of satisfactory accuracy and fast calculations [10] . Fig. 7 shows the intrinsic gate delay and cutoff frequency versus the dielectric constant of the high-spacer to find the optimum value. As the dielectric constant changes, the RF characteristics
show optimized values like the case of intrinsic gate delay. The cutoff frequency is determined from the transconductance, which is the differentiation of the drive current and gate capacitance ratio. From the difference of the increment magnitude of and gate capacitance, the optimum dielectric constant of the high-spacer that shows the largest is determined. We chose a dielectric constant that shows smaller in- trinsic gate delay and larger cutoff frequency. With nm and nm, the intrinsic gate delay has a minimum at a dielectric constant of eight and the cutoff frequency has maximum frequency at a dielectric constant of five. From Fig. 7 , we chose the dielectric of eight as an optimum value.
B. Impact of With Fixed
We fixed the metallurgical channel length at 40 nm to compare the differences between nonoverlap and overlap structures. First, the spacer structure is defined as follows. The device structure with is a nonoverlap structure, which is shown in Fig. 8(a) . Fig. 8(b) shows an overlap structure with . The difference in the halo implantation contour is due to physical gate length . Halo implantation was done after defining the poly gate. Detailed information about physical gate length ( ), optimum dielectric constant of the high-spacer ( ), and threshold voltage ( ) with various nonoverlap distances ( ) are shown in Table I . Fig. 9 shows threshold voltage ( ) and DIBL versus the nonoverlap length of a MOSFET with nm. Each structure uses the optimal dielectric constant as a high-spacer to minimize rolloff. In terms of rolloff, the nonoverlap structure shows better performance than the overlap structure. In addition, the decrement of the DIBL in the nonoverlap structure indicates suppression of the SCE. The DIBL increases significantly due to the SCE when the S/D to gate is overlapped ( ). Decrement of the DIBL with the nonoverlap structure is related to barrier peaks under the nonoverlap region [6] . A very small DIBL of 32 mV/V was obtained for nm. Fig. 10(a) shows minimum gate delay and maximum cutoff frequency using the optimal dielectric constant of the highspacer versus the nonoverlap length of a MOSFET with of 40 nm. Fig. 10(b) shows on current, gate capacitance, and transconductance versus nonoverlap length at V. At a of 0 nm, we can observe minimum gate delay and, from a of 2 nm, we can observe maximum cutoff frequency. As mentioned above, the intrinsic gate delay is determined from the drive current, and the gate capacitance ratio and cutoff frequency is determined from the transconductance, which is the differentiation of the drive current and gate capacitance. Fig. 10(b) shows parameter values with nonoverlap length. With an increase of , drive current and transconductance are increased due to a lower , as shown in Fig. 9 . The gate capacitance is increased as the overlap length between the poly gate region and S/D increases. The nonoverlap structure shows a slight increment of on current and transconductance with higher dielectric constant for the high-spacer. The increase of dielectric constant also increases the gate capacitance in the nonoverlap structure. When using the optimized dielectric constant, the intrinsic gate delay and cutoff frequency show relatively strong dependency on the gate capacitance rather than on drive current or transconductance. Therefore, of 0 to 5 nm is reasonable, while keeping relatively small DIBL, minimum gate delay, and higher cutoff frequency when the metallurgical channel length is fixed at 40 nm. As an example, small-signal model parameters are extracted for a MOSFET with nm in Section III-C. Fig. 11 shows minimum gate delay versus nonoverlap length with a gate bias parameter ( ) of 0.7-1.2 V when is fixed at 40 nm. Since the nonoverlapped devices have higher , the delay becomes lower than that of overlapped devices as supply voltage increases. At low supply voltage, the nonoverlapped structure shows a faster increase of the delay with the nonoverlap length because the current decrease becomes severe. On the contrary, the delay of overlapped devices increases with a higher rate at high supply voltage because overlap capacitance increases more significantly than current drivability with the increase of overlap length.
Simulated IV characteristics are shown in Fig. 12 . Fig. 12 (a) shows -curves of a MOSFET with nm, nm, nm, and a dielectric constant of eight at V and V. Fig. 12(b) showscurves at , , and V. The on current at V is 636 A m, which is reasonable considering a of 0.35 V and good on/off characteristics. Although the S/D is not overlapped to the gate, reasonable IV characteristics were obtained.
C. Small-Signal Equivalent Model
By scaling down the MOSFETs, operation at RF frequency is possible. Fig. 13 shows the small-signal equivalent circuit of a MOSFET for microwave modeling [8] . This equivalent circuit is composed of physics-based parameters, including nonreciprocal capacitance and substrate-related parameters.
is a transcapacitance taking care of the different effects of the gate and drain on each other in terms of charging currents. and are excluded because the substrate is tied to the source, as in most high-frequency applications [8] .
The parameters were extracted by applying linear regression method to the -parameters. Fig. 14 shows the frequency dependence of the extracted capacitances, including , , ,
, and , using the extraction method in [8] on a 40-nm MOSFET with 5-nm nonoverlap length and 10-m width at V. The dielectric constant of the high-spacer is 8, which was selected as optimum in Table I . The results show that the extracted parameters remain almost constant with frequency. This verifies that those components are frequency independent and the selected equivalent model is accurate and reliable.
In this equivalent circuit, represents the effective gate resistance that consists of the distributed channel resistance and the gate electrode resistance [11] . A single effective lumped gate resistance approximates these effects. The gate electrode resistance cannot be included due to the 2-D nature of the simulation. Table II shows the parameter extraction results of , , and of the structure. Table III compares extracted model parameters for 350-, 180-, and 40-nm devices. The devices with 0.35-and 0.18-m gate length use multifingered n-MOSFET fabrication. -parameters were measured in the common source-substrate configuration using on-wafer RF probes and an HP 8510C vector network analyzer. To remove on-wafer pad parasitics, a deembedding technique was carried out by subtracting -parameters of the open and short pad structure from -parameters of the measured device. The parameters were extracted for the 350-nm n-MOSFET with 100-m width having 20-unit gate fingers and 180 nm with 100-m width and 40 gate fingers. A device with a metallurgical channel length of 40 nm with 10-m width was extracted by device simulation. For comparison, the data were normalized for a unit width of 1 m.
As the gate length decreased, was improved by higher current drivability and the gate capacitances decreased due to smaller device dimension (gate width * length). This influence enlarges as the channel length decreases.
IV. CONCLUSION
Intrinsic gate delay and RF characteristics of a MOSFET structure with nonoverlap S/D to n poly gate with a dual spacer has been studied through extensive device simulation. Careful optimizations of halo implantation and the dielectric constant of the high-spacer have been done to suppress SCEs. With a fixed metallurgical channel length of 40 nm, the nonoverlap structure has shown smaller DIBL and minimum gate delay. It has also shown higher than that of the overlap structure. The of the 40-nm MOSFET with of 5 nm showed as 340 GHz. Based on the results, we conclude that a reasonable nonoverlap distance is from 0 (just meeting the gate edge) to 5 nm. A MOS structure with a nonoverlap S/D to gate can be a good candidate for future scaled MOSFETs.
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